

Specifically, shared communication registers mapped into the address space of multiple processing elements may more quickly and more efficiently communicate data, such as graphics data, between the multiple processing elements. For instance, each of the communication registers may couple a first of the processing elements to every other processing element. Thus, faster and more efficient communication of data between the processing elements is provided as compared to sharing data between processing elements using separate registers between each pair of processing elements, and/or using registers having addressing that are not mapped into the addressing space of each processing element. For Example, ~~DETAILED DESCRIPTION~~ Figure 1A is a block diagram of a cluster of nine interconnected image signal processors...

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN

Dated: November 7 2006




Angelo J. Gaz, Reg. No. 45,907

12400 Wilshire Boulevard
Seventh Floor
Los Angeles, California 90025
(310) 207-3800

CERTIFICATE OF MAILING:

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Mail Stop Issue Fee, Commissioner for Patents, PO Box 1450, Alexandria, VA 22313-1450.

 11/7/06

Amber D. Saunders Date